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Chapter 1. Introduction
The goal of the work in this thesis is to produce a programmable lowpass filter
with a passband to 50MHz. Programmability, in this context,means that some control is
given to various filter parameters such as passband gain, filter Q, and cutoff frequency. In
order to achieve the high bandwidth required for this filter,a continuous-time approach
was selected using the transconductance-C technique.
1.1Motivation
Many applications exist that require very high-speed integrated filters. Flash A/D
converters and digital video are just two applications that require antialiasing circuitry
above 10MHz. Furthermore, areas such as digital communications and datastorage find
uses for high-speed analog signal conditioning circuitry and equalization filters.
Many continuous-time transconductance-C filter designs have been published
within the last decade [1], [3], [7-8], [10-12], [14], [16-17]. A variety of methodshave
been used for both transconductance elementsas well as filter topologies. Passbands
have been reported from several megahertz to several hundred megahertz. Automaticon-
chip tuning has also been successfully used in many of the designs, mostly in filters with
passbands below 20MHz.
In [14], an eighth-order transconductance-C bandpass filter is presented in full
CMOS. This filter has a center frequency of 4MHz and phase-locked control circuitryto
stabilize the center frequency over process variation. A cascade of four biquadswas used
to achieve the eighth-order Chebychev bandpass response.2
In [3], the authors designed a 5-volt transconductance-C filter for the specific
application of anti-aliasing for digital video processing. A seventh-order elliptic filter
using a leapfrog topology was implemented and characterized. A passband of 4MHzwas
achieved with a signal to noise ratio of 61dB. The transconductorwas constructed using
a folded-cascode architecture in lgm CMOS, and an automatic on-chip master-slave
tuning scheme was included.
In [8], Khoury designed a transconductance-C filter for a disk-drive read channel.
For this application, a fifth-order Bessel filter with a 15MHz passbandwas implemented
achieving a dynamic range of 55dB and a total harmonic distortion of 41dB witha 1-volt
peak-to-peak differential input. In addition, special tuning circuitrywas designed to
switch the filter's passband down to 6MHz. This was done to accommodate variable data
rates in the read channel. The transconductor for this filter, again, usesa folded-cascode
architecture but this time in a .9jim CMOS process.
In order to achieve even higher operating frequencies, Snelgrove and Shovalpro-
pose using a differential pair as the transconductor [16]. The tuning range of a biquad fil-
ter using these transconductors in a .9gm CMOS process is shown tospan the VHF
range from 30MHz to 450MHz. This was accomplished by switching in banks ofcapac-
itors. The dynamic range of this filter, however, is only 33dB. Manual tuning of the Q
and operating frequency was used as opposed to automatic on-chip tuning.
The filter designed in [12] uses an inverter structureas the transconductance ele-
ment in a third-order elliptic filter with manual tuning. Because of the simplicity of the
transconductor used in the design of the filter, accurate magnitudereponse to 100MHz in
a 3gm CMOS process has been achieved. More of this work is presented in Chapter 3.
This thesis proposes to implement a tunable filter witha cutoff frequency of
50MHz. Such a filter has applications in disk-drive read channels where programmable
signal conditioning is sometimes desirable. To achieve programmability, manual tuning
or adaptive tuning of the filter's transfer function must be viable. To this end, the pro-
posed filter has control voltages to vary critical parameters suchas cutoff frequency,3
passband gain, and Q. To achieve the frequency response, the simple structure of the
transconductor presented by Nauta has been employed.
1.2Thesis Overview
This thesis covers the design and implementation of a 4th-order Chebychev low-
pass filter with a passband of 50MHz. A wide-band on-chip tunable power supply is pre-
sented as well as a previously introduced high frequency transconductor. Practical
design issues are addressed as are methods for compensating non- idealities.
This thesis is ordered as follows. Chapter 2 is the background section whichpro-
vides a short tutorial explaining how transconductance filters work. Integrator non-ideal-
ities are discussed here as well as some methods for designing filters. Chapter 3
describes the functional blocks of the fourth-order filter and steps through the design of
the transconductor and the variable power supply. The transconductor isone previously
introduced by Bram Nauta [12], and is based on an inverter. The variablepower supply is
used to tune the transconductors and uses a bipolar transistoras the power device. Simu-
lation results are presented to support the design procedures. Chapter 4 discusses the fil-
ter synthesis and final circuit design. Simulation results reveal the programmability of
the filter in terms of frequency, gain, and Q. Experimental resultsare also presented in
this chapter to verify some of the circuits designed in Chapter 3. Chapter 5presents a
summary of the project and draws conclusions based upon the simulations and measured
results. Areas for future work are also pointed out.4
Chapter 2. Background
This chapter presents the basic building block in the construction of transconduc-
tance-capacitor filters, the continuous-time integrator. Since the integratormust be
implemented with practical circuits, the non-idealities encountered in the design ofcon-
tinuous-time integrators are explored and analyzed. Ladder and biquad filtersynthesis
methods are briefly discussed as well to givesome idea of the tradeoffs associated with
each.
2.1The Ideal Transconductance-Capacitance Integrator
Integrators can be built simply with a voltage-to-current converter anda capaci-
tor as shown in Figure 2.1. The describing equation for this circuit is:
V0 (w)
V i(w)ja)C. (2.1)
Note that the transfer function of the circuit hasa pole at DC and a unity-gain frequency
of gm/C. Inherent to this transfer function is the fact that the DC gain isco. Also, since
Im ( co) /Re (w) of such a circuit determines the Q, the Q foran ideal integrator is ce.
Many non-idealities exist, however, in the practical implementationof such a circuit,
degrading ideal performance. These non-idealitesare discussed in the following section.
Gnd
Figure 2.1: Transconductance-C Integrator.
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2.2 Integrator Non-Idealities
This section will discuss the non-idealities of a transconductance-C integrator.
As discussed earlier, an integrator is simply a pole at co= 0. This, however, implies that
the integrator must have infinite DC gain. In addition, the phase of the integratormust
lag by exactly 90 degress at all frequencies. Of course, these specificationsare not
achieveable with practical integrated circuit designs due to mismatches and parasitic ele-
ments. Figure 2.2 shows the magnitude and phase responses of both an ideal integrator
(light lines) and a non-ideal integrator (dark lines). It is important tonote, first, that the
integrator cannot have infinite DC gain in practice becauseany transconductor used to
build a contiuous-time integrator is bound to havea non-zero output conductance.
eV
.1800
Ideal Magnitude Response, -20dB/decade
Finite Voltage Gain
Resulting in Phase Lead
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due to Parasitics
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Figure 2.2: Integrator Non-Idealities.
Second, parasitic capacitances between critical nodes in the transconductor limit6
its maximum achieveable bandwidth. A suitable model for describing the effectsof inte-
grator non-idealities is constructed in Figure 2.3.
yin
L
+
Ci
It
Cf
Co
Figure 2.3: Model for the Non-Ideal Integrator.
From Figure 2.3, the Kirchhoff current equation at the output node leadsto:
Vout(go+ sCo) = Vin(sCf gm) VontsCf,
which can be rewritten as an input-output relationship:
Vout gm(1 sCf/ gm)
Vin go(1+ s (Co+ Cf) /go)
Vont
.J
(2.2)
(2.3)
Analyzing Eq. (2.3), we find that the DC gain of the non-ideal integrator isgm/go. In
addition, a LHP pole is produced as a result of thenon-zero output conductance and its
location ispole = go/ (Co + Cf) . Also introduced is a RHP transmission zero which
is due to the feedthrough capacitance, C.f. Cleary, thiszero lies at cow.° = gm/Cf. Note
that Ci will only add non-ideal effects if it happensto be at the filter input terminals.
Otherwise, it can be considered part of the integrating capacitance of drivingtranscon-
ductors. Assuming the source driving the filter is 500, the poleat the input is around
300MHz for an input capacitance of 10pF.
In addition to these effects, there are an infinite number of non-dominanthigh-
frequency poles that arise from the transmission line characteristics withinthe MOS7
transistor. In general, these poles are in the gigahertzrange and do not significantly affect
the operation of integrators with unity-gains in the megahertzrange [12]. In fact, the
dominant high-frequency limitation is imposed by thezero in Eq. (2.3). This is because
the phase deviation from -90 degrees at unity-gaincan be quite significant if the location
of the zero lies within a factor of 100 of the unity-gain frequency. Finally, itcan also be
shown that the unity-gain frequency for a given transconductance,gm, is limited by the
sum of all parasitic capacitances and this frequency is:
gm
uCo + Cf. (2.4)
Clearly, from these examples of transconductor non-idealities, there isa need to
make transconductors with high bandwidths and high DC gain.
2.3Filter Networks
The ideal integrator is the core of numerous filter topologies includingladder
simulation and biquadratic filters. Each synthesis method has advantagesas well as dis-
advantages but, in general, the ladder synthesis method is preferredto biquad filters for
integrated technology. In the following discussion of bothtypes of filters, however, it
will become clear why the biquad filter topologywas selected for the filter design in this
thesis.
2.3.1Ladder Simulation Fillers
In the design of a transconductance-capacitor filter froma given ladder proto-
type, a signal flow graph or element substitution may be used. Usinga signal flow graph,
all voltage and current relationships in the ladderprototype are implemented with
transconductors and capacitors. Using element substitution, grounded andfloating8
inductors can be replaced by capacitively loaded gyrators and resistorscan be replaced
by transconductors. A simple gyrator for simulating a grounded inductor is shown in
Figure 2.4.
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Figure 2.4: Simple Gyrator.
Ladder simulation filters have many advantages that make them suitable for inte-
grated filter design. The synthesis method for designing ladder simulation filters isvery
simple and systematic. Low sensitivity to component mismatch and tolerance makes lad-
der simulation filters ideal for monolithic integration [15]. Finally, the abilityto use
identical gm values throughout the filter allows quick design froma given prototype and
eliminates multiple transconductor designs. One disadvantage, however, is that ladder
simulation filters require an LC-ladder prototype filter. Ladder simulation filters donot
easily lend themselves to programmable filters where coefficients ina transfer fuction
must be individually specified. Biquad filters offer much more flexibility in terms of
specifying an arbitrary transfer function.
2.3.2Biquad Filter Structures
A `biquad' filter structure is commonly used to implement filters that have arbi-
trary transfer functions. A biquad is so named because it can implement any second-
order or biquadratic function within physical component limits. An advantage of the
biquad is that it implements functions which are easily modified with direct tuning.9
Biquad sections can also be cascaded as shown in Figure2.5to produce higher order
functions. The expression to describe this figure is given in Eq.(2.5)where each biquad
may have second order terms in both the numerator and denominator.
vi Biquad K 170
_L _L
G nd Gnd Gnd
Biquad 1 Biquad2
Figure 2.5: Cascade of Biquads.
K A. (s2bzis+ czi) N (s)n H(s)=/-5(75) (s24-bps+cpi)
(2.5)
A physical biquad section constructed from transconductors and capacitors is
shown in Figure2.6.The biquad has one input, a lowpass output, and a bandpass output.
Vm
gm 1
g m2
CI
g m4
+
g m3
Figure2.6:Biquadratic Section #1.
V
The transfer functions for the lowpass and bandpass outputsare given in Eq.(2.6)and
Eq. (2.7),respectively.and
HBp (s)
gm lgm3
C C2
S + S
2 g m2+gm3gm4
C C 1C 2
g m 1
S
2gm2g m3g m4 S + S+
C1 C IC2
(2.6)
(2.7)
10
Higher order terms in the numerator can be implemented simply by applying the
input voltage to any capacitor terminal that was grounded [15]. Another biquad circuit is
presented for variety in Figure 2.7. Like biquad #1, biquad #2 has twooutputs,one low-
pass and one bandpass. These functions are given in Eq. (2.8) and Eq. (2.9), respectively.
Vin
gm 1
p
g m4
+
V1p
gm2
C2
Figure 2.7: Biquadratic Section #2.
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gm Igm2
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(2.8)
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Although these two biquad circiuts do notappear to be very different from each
other in function, the way that each of them is constructedcan have different effects on
dynamic range, DC gain error, and component matching ina filter. In any case, it is evi-
dent from both circuits that programmability is readily achieveable bysimply tuning
individual gm or C values. Since the denominator ofa biquad can also be written as:
co
D (s) = s'F s+ 032 Q o' (2.10)
it is obvious that ciao, Q, and passband gaincan each be controlled independently by tun-
ing individual gm values.
Although biquad filters are easily programmed, theyare not without shortcom-
ings. First, biquads are more sensitive togm and C errors than are ladder simulation fil-
ters. Highly accurate integrated filter functions are difficult to achieve, especiallywith
higher order and high Q filters. Second, cascaded biquad sectionstend to load one
another at high frequencies, again making accurate filters difficultto realize.12
Chapter 3. Design of the Functional Blocks
In this chapter, the design of the functional blocks of a fourth-order Chebychev
filter will be presented. These two blocks are the transconductance-C integrator and the
on-chip power supply. The actual filter design will be discussed in Chapter 4. Through-
out the design of these blocks, the main objective is to make the filter operatesuccess-
fully at the highest possible frequency.
3.1 The Transconductance-C Integrator
High quality integrators are the foundation for any successful filter design. As
discussed in Chapter 2, however, the ability to produce such integrators in silicon isham-
pered by a myriad of design constraints. Factors suchas non-zero drain conductance,
parasitic capacitance, and device nonlinearity greatly limit how idealan integrator can be
made. These innate characteristics will always result in performance sacrificessuch as
lower integrator DC gain, reduced bandwidth, and increased distortion. The following
design of a transconductance-C integrator is basedupon the design proposed by Nauta.
This approach was selected for its ability to produce filters with passbandsexceeding
100MHz in a 31.tm CMOS technology.
Since the targetted bandwidth of the proposed filter is about 50MHz,some inte-
grator properties are of particular interest. First, the integrator should havea high DC
gain as suggested in Chapter 2. This will reduce the amount of positive phaseerror cre-
ated at the unity-gain frequency by the dominant low-frequency pole. Theintegrator
should also be fast. In other words, the unity-gain bandwidth of the integrator needsto be
greater than 50MHz to realize passbands at that frequency. As the filter will operateat
such a high frequency, the dominant high-frequencyzero as found in Chapter 2 should
be made as high as possible by reducing the value ofany feedthrough capacitance from
the input to the output. In fact, all parasitic poles orzeros should lie at least a factor of13
100 beyond the integrator's unity-gain frequencyso as not to introduce excessive nega-
tive phase error. Another property the integrator mustpossess is tunability. Although it is
conceiveable for tuning to take place through either the transconductanceor the capaci-
tive elements, it is generally much easier andmore practical to apply tuning to the
transconductors, [15]. Tunability providesa means of cancelling all on-chip component
tolerances as well as aging and temperature effects. Secondary considerationsinclude
the dynamic range and the linearity of the transconductor. Sincethese requirements are
usually somewhat relaxed for high-speed communication channels,optimizations for
them are not as important.
3.1.1 Transconductance Methods.
Many methods exist in the literature for convertingan input voltage into a pro-
portional output current [1], [8], [16]. Acommon OTA such as the one shown in
Figure 3.1 may seem to be an attractive choice for high frequencyapplications as it is a
simple, one-stage design. However, the DC gain of this amplifier islimited and
+
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-41
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Gnd
M4
* Vo
5m1, 2) Vid
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Vo gm(1,2)
Vidgds2+ gds4
Figure 3.1: Operational Transconductance Amplifier.14
unacceptable for filter applications which typically require more than 40dB of DC gain.
Another problem with this amplifier is the fact that it is single-ended. Differential cir-
cuitry is critial in reducing power supply coupling and common-mode noise at high fre-
quencies.
The folded-cascode OTA in Figure 3.2 exhibits a very high DC gain, but it also
has many parasitic poles which limit its effective bandwith foruse as a high-frequency
continuous-time integrator [5]. Isolated signal-carrying nodes at thesources of transistor
M7 and M8 as well as the node at the drain of M5 each contribute a parasitic pole that
will tend to cause negative phase shift at the integrator's unity-gain frequency. These
parasitic poles are typically located around a gigahertz indicating that this transconduc-
tor could be suitable for filters between 10 and 20 megahertz.
VbisslF
+vin-1M1
-111"1
Vbia6
H
Vdd
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Figure 3.2: Folded-Cascode OTA.15
For high-frequency applications, simple structuresprove to be the most effective
in achieving high gain-bandwidth products with relatively little phaseerror at unity-gain.
Consider the inverter of Figure 3.3. Since the input and output makeup the only nodes in
the circuit (apart from power and ground), thereare no internal nodes. What this means
is that the only parasitic elements in the structure arise from thenon-zero transit times in
the MOS transistors and the gate-to-drain overlap capacitances connecting the inputto
the output. As stated before, the intrinsic time constants within the MOS transistorpro-
duce poles which are typically located in the gigahertzrange. These poles do not affect
the operation of the filter in the megahertz range. The dominant limiting factorat high
frequency is, therefore, the gate-to-drain overlap capacitance of then-type and p-type
transistors.
Vi
Vdd
Ip
Cgd
Gnd
In
Figure 3.3: Inverter Transconductor.
The synthesis of a high-frequency voltage-to-currentconverter based on the
inverter begins with current summing at the output node. If theoutput voltage, Vo, and
the input voltage, Vi, of the inverter both sit at a common-mode level of approximately
Vdd /2,then both transistors will operate in saturation and strong inversion making the16
relations for the transistor currents around that common-mode level easilyobtainable.
For the p-channel device:
2=(v -iv p2, p dd t Tp (3.11)
where 13p = lipCo.,(Wp/Lp) and VT is the threshold voltage of thep-channel transis-
tor. Likewise, for the n-channel device:
Pn I =(V.V)2 In 7, (3.12)
where 13n = µp Cox (Wn/Ln) and VT is the threshold voltage of then-channel transis-
tor. Thus, the output current is simply:
/0 = . (3.13)
Substituting Eq. (3.11) and Eq. (3.12) into Eq. (3.13),we have a quadratic in
/0 = bVic (3.14)
where a = (In 13p) /2 and b = 13nVT. f3p(VddIVTpl).We will see that the value
of c is not important as it is cancelled in the next step. Note thatEq. (3.14) is not a linear
voltage-to-current conversion. The conversioncan be made linear, however, if a differen-
tial inverter pair is used instead ofa single-ended inverter. This circuit is shown in
Figure 3.4. Substituting a differential input, Vc. ±Vidfor Vi in Eq. (3.14) and taking the
difference between the inverter output currents itcan be shown that the constant term, c,
is cancelled, and that a linear expression results:
lod= Vid ( 2a Kinb). (3.15)V id
Vcm+ 2--
Vdd Vdd
fi
Cgd
Gnd
iod
Gnd
Cgd
Figure 3.4: Differential Inverter Transconductor.
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V
Vimf
This linearization technique is commonly knownas "square-law linearization". It
follows that the transconductance of this circuit is given by:
gm = 2aVc b. (3.16)
Replacing a and b with their previous values in Eq. (3.14) and assumingthat pn can be
made equal to 13p through proper device ratioing, the expression forgm is simply:
gm = 13 (vdd vT IvTpl ) (3.17)
Even if 137, cannot be made equal to pp, it has been shown by Nauta thatthe transcon-
ductance, gm, is still linear where p is simply the geometricmean of P. and 13.Note
that the value of gm has a dependenceupon Vdd. This dependence is used to tune the
transconductance of this circuit. Figure 3.5 shows the complete integrator circuit with
inverters 1 and 2 representing the differential structure presented in Figure3.4 and
inverters 3 through 6 comprising the common-mode control. Note that thisadditional18
common-mode control circuitry does not introduce any additional nodesto the circuit
and the good frequency properties of the differential inverterare thus preserved. Also
note that inverters 1, 2, 3, and 6 have a common supply voltage, Vddl, which is used to
set the transconductance while inverters 4 and 5 have a separate supply, Vdd2, to control
these transconductances independently. Thereasons for this will become clear in the
explanation of the common-mode control and DC gain enhancement.
Vddl
Vid VcmT
Gnd
Figure 3.5: Complete Transconductor Circuit.
The idea of the common-mode control circuitry is to providea very high imped-
ance between the output terminals for differential signals, while maintaining avery low
impedance between the output terminals for common-mode signals. With the aidof
Figure 3.6 and Figure 3.7 the analysis for both types of signals is presented. In these fig-
ures, only a half-circuit of the common-mode control is shown and inverters 3 and 4are
modelled as transconductors. Figure 3.6 illustrates thecase when there is a common-19
mode signal at the output nodes. Both output terminals have thesame
V 0--gm3 gm4
gm3v
--------
gm4V
Figure 3.6: Common-mode Control (common-mode Signals).
voltage, v,and there is an impedance seen fromone output terminal to the other. This
impedance is equivalent to v/i in the figure and when solved foryields a low imped-
ance:
Z-
1
gm3+ gm4
(3.18)
Figure 3.7 shows the same analysis for differential signalsand the impedance seen
between the output terminals for thiscase is:
gm3
Z
gm4 gm3
1
,-------
gm3v
gm4
gm4V
(3.19)
Figure 3.7: Common-mode Control(Differential Mode Signals).
Eq. (3.19) is quite useful due to the subtraction in the denominator.It is obvious20
that the differential mode resistance can be made infinite ifinverter 3 is perfectly
matched to inverter 4. Furthermore, if the transconductance of inverter 3 is slightly
greater than that of inverter 4, the differential resistance of the common-mode network is
made negative. This negative impedance on the output nodescan then be used to cancel
the output impedance of inverters 1 and 2, thus providinga high DC gain. Figure 3.8
shows how the DC gain can theoretically be made infinite by loading theoutput termi-
nals with an equivalent go of negative value. In the circuit, thiscan be accomplished by
ratioing the sizes of inverters 3 and 6 slightly larger than those of inverters 4 and5 in
Figure 3.5. In addition, the use of a separate supply voltage for inverters 4 and 5in
Figure 3.5 will allow fine tuning of the negative output impedance,go.
vi
Figure 3.8: DC Gain Enhancement via Negative Impedance.
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sCo
Of course, there is a limitation to the amount of gain thatcan be achieved using
this technique. This level of performance is dependentupon the matching between the
transconductors and the precision with which inverters 4 and 5can be tuned. For this
application, all tuning voltages are manual and, thus, assumedto be accurate, so the
maximum DC gain will be limited solely by matching. If thenet output impedance
becomes negative, the stand-alone integrator will become unstable dueto the RHP pole.
However, a filter built with such transconductors will only become unstable if thefilter Q
becomes negative or infinite [11].
For this filter design, the transconductor described in [12] is used. Thistranscon-
ductor exhibits extremely good high-frequency characteristics and is suitable forhigh21
frequency filters. This particular transconductor also hasa simple means of tuning the
value of its transconductance. Transistor sizes for this transconductor designare given in
Table 1 and the motivation for the particular size ratiosare given here. The design of the
transistor sizes begins with making all channel lengths in the circuit the minimumsize of
2p.m. This is done to reduce as much gate-to-source capacitanceas possible so as to
achieve the highest possible unity-gain frequency. Next, the widths for inverters1 and 2
are selected to give a transconductance that corresponds to a reasonable capacitor valuer
in the construction of an integrator witha 50MHz unity-gain frequency. Assuming a
small integrating capacitor of 2pF, and a tuned supply voltage of 4 volts,a 50MHz unity-
gain frequency requires a transconductance of 628µA/V. Solving for thesize of the n-
channel transistor using Eq. (3.17), we have:
11. A
2µm (628) /(49.81A) cr 2 W z 11.tm (40.8440.944) V (3.20)
Since the mobility of the p-channel devicesare about three times as small as that
of the n-channel devices in this process, theywere ratioed 3 times as large. Overall, how-
ever, the sizes for these inverters were kept as small as possible to reduce theamount of
parasitic feedthrough capacitance from the gate to the drain. Next, thevalues for invert-
ers 4 and 5 were chosen. These widths were originally selected to be minimum size,
however, subsequent simulations showed that distortion could bereduced with larger
than minimum size transistors for these inverters. The sizes for thetransistors in inverters
3 and 6 were chosen slightly larger than those in inverters 4 and 5to enhance the DC
gain of the transconductor as explained previously. The transconductorschematic is
duplicated here for clarity, and layout of the transconductor cell is shown inAppendix A,
Fig. A.2, as a subcell to a biquad section.
1. A reasonable capacitor value forthe process used is 1pF < C < 5pF.22
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Figure 3.9: Complete Transconductor Circuit.
Table 1: Transistor Dimensions (W/L) for the Transconductor Circuit.
Transistor W/L, (gm) p-channel n-channel
Inverters 1 & 2 33 11 2 2
Inverters 3 & 6 24 8 2
Inverters 4 & 5 18 6 2 1
This transconductor circuit was also simulated using HSPICEto verify that the
transconductance was close to the designed value and tomeasure the performance of the23
DC gain enhancement. Figure 3.10 shows how thetransconductance of the circuit can be
changed simply by varying the value ofVddl.Note that the transconductance valuesare
slightly higher than what was predicted by Eq. (3.20). Thisis due to the fact that simula-
tions included the effects of process variation, i.e. delta lengthand width.
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Figure 3.10: Simulated Transconductance Values.
Figure 3.11 shows how the DC gain of thetransconductor can be increased by
fine-tuning the transconductance of inverters 4 and 5 withthe value of Vdd2. The sensi-
tivity of the DC gain to mismatch is also shown in Figure 3.12.A 0.05% mismatch in the
transistor lengths for inverters 1 and 2causes the DC gain to fall from 75dB to 48dB.
Note that a further 0.05% increase in the mismatch betweentransistor sizes only causes
the gain to drop another 4dB.24
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Figure 3.11: Simulation of the Transconductor showing TunableDC Gain.
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Figure 3.12: Simulation of Transistor Length Mismatchin the Transconductor.25
3.1.2High Frequency Considerations
Figure 3.13 shows the complete high frequency model of thedifferential
transconductor. C, is the input capacitance of the integrator resultingfrom the gate-to-
source capacitances of inverters 1 and 2. CI is the aforementioned feedthrough capaci-
tance associated with the gate-to-drain overlap capacitances of inverters 1 and2.Cdis
the differential capacitance seen between the output nodes of thetransconductor and is
comprised of the gate-to-drain overlap capacitances of inverters3 and 6. Finally, Co is
the output capacitance or integrating capacitance. This valueis made up of the gate-to-
source capacitances of inverters 3-6 and the drain-to-backgate capacitances of all invert-
ers. It is with this model that a simple equation describing the high frequency effects of
all the various parasitics can be determined.
+
gmd Cd
CIf
COT
Vo
+
Figure 3.13: High Frequency Model of the Transconductor.
In the following analyses, it will be shown that theparasitic capacitors, Cf. and
Cd, simply shift the position of the unity-gain frequency, whilethe RHP zero created by
Cf can be cancelled by adding small capacitancesto the circuit. Figure 3.14 shows the
single-ended version of Figure 3.13 for finding the highfrequency transfer function of
the non-ideal transconductor. The input capacitor has beenleft out of the single-ended26
model because it can usually be considered to be lumped with theintegrating capacitor
of a driving transconductor. The differential capacitance, Cd,has been doubled and
grounded to make the circuit single-ended. Also in this analysis, theoutput conductance,
go, is assumed to be nulled by the DC gain enhancement circuitry.
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Figure 3.14: Single-ended Transconductor with Parasitics.
Summing currents at Vo gives:
gmVi+ (ViVo) sCf = Vos (Co+ 2Cd)
Rearranging Eq. (3.21) into the form ofa transfer function, we have:
1 s (Cf/gm)
V1 s ( (Co + Cf+2Cd)/gm)
(3.21)
(3.22)
Equation (3.22) reveals that the effective differential capacitance,2Cd, is simply added
to the integrating capacitor to shift the unity-gain toa lower frequency. Cf is also added
to the integrating capacitor resulting in the same sort of effect but also introducesthe
RHP zero as discussed in Chapter 2.
The input impedance of the integrator is also affected by thefeedthrough capaci-tance. Solving for the input impedance to the circuit in Figure 3.14,we have:
1+ (Cd+ Co)/Cf
Zin8m (1S (Cd + C0) / gm). (3.23)
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At frequencies below gm/ (Cd + C0),the value of the impedance can be approximated
by a resistance of:
Co
RCd+ in gmCf (3.24)
In a filter, this will cause loading effects between transconductorsresulting in filter gain
errors and roll-off errors at the passband edges. Although this undesirable effect couldbe
compensated in a filter by the DC gain enhancement circuitry ofa preceeding transcon-
ductor, each transconductor in the circuit would need itsown tuned DC gain control.
Compensation for this nonideal effect has not been implemented,thus, errors can be
expected in the passband for a filter built with this integrator.However, a theoretical way
to compensate the feedthrough-induced phase caused by the RHPzero has been
achieved.
We have shown that a RHP zero exists in the transconductordue to a feedthrough
capacitance, Cf, connecting the non-inverting inputto the inverting output of the integra-
tor. This zero is the most dominant parasitic beyond the unity-gain frequencyand its cor-
responding negative phase shift at the unity-gain frequencyis significant if the two
frequencies are within a factor of 100 of each other. Thisfeedthrough capacitance is
given by the gate-to-drain overlap capacitances in inverters1 and 2 and is on the order of
20fF. Figure 3.15 shows these parasitics in the transconductor(C f) as well as capacitors
that are used to compensate for the unwanted phase effects (Cc).vi
I I
Vdd
Cf
Gnd
Vdd
Gnd
Cf
Figure 3.15: Differential Inverter with Compensation Capacitors.
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28
Again, representing the inverter as a simple transconductorand analyzing only
half of the circuit, we can illustrate the compensating effect ofCc.
Vi
gml
If
Vo
gmlVi Ic
Figure 3.16: Single-Ended Analysis of Figure 3.15.Summing currents at the Vo node in Figure 3.16 we have:
goilVi = ( VoVi) s Cc + ( Vo + Vi) s Cp
and, solving Eq. (3.25) for a Vo/Vi relationship, we get:
Vogot+ s (Cc 9
Vi s(Coi-Cf)
(3.25)
(3.26)
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Thus, if the value of the compensating capacitance, Cc, can be made thesame as the par-
asitic capacitance, Cp the feedthrough zero is completely cancelled. The only other
effect that is brought about by the additional compensation capacitance is, again,a
downward shift in the unity-gain frequency. The compensation capacitor simplyappears
as though it were in parallel with the integrating capacitor, so the unity-gain frequency is
reduced accordingly. Previously, the unity-gain frequencywas given in Eq. (2.4). The
new unity-gain frequency, with the introduction of the compensation, becomes:
CO
uCo+ Cf+ Cci-Cd
g.
(3.27)
So, the unity gain frequency is affected by all but the input capacitance, Ci. As transcon-
ductors are cascaded, however, Ci usuallyappears as a load to one or more other
transconductors. To show that this technique for compensating the effects of the
feedthrough capacitance is valid, HSPICE simulationswere performed to show the com-
pensation of the excess phase at high frequencies. Figure 3.17 shows how theexcess
phase of the RHP zero is compensated with the addition of 25fF capacitorsto the
transconductor. This value was determined by looking in the HSPICE output file for the
gate-to-drain capacitances in inverters 1 and 2.-60
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Figure 3.17: Simulation of the Phase Compensation.
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Figure 3.17 shows how the excess phase has been compensated forwithout los-
ing a significant amount of bandwidth. Withno compensation, the unity-gain frequency
is 475MHz while the additional 25fF capacitors only reduce thebandwidth to 425MHz.
Notice that the phase at the unity-gain frequency isnow very close to -90 degrees with
the addition of the 25fF capacitors. A practicalmeans of implementing these capacitors
has yet to be developed.
3.2The Tunable Power Supply
Section 3.1 described a way of makinga very wide bandwidth integrator using
only inverters. Unfortunately, the simplicity of the design has left littleroom for another
critical parameter, namely, tunability. Eq. (3.17) pointsout, however, that the value of the
integrator's transconductance is directly dependentupon the value of the supply voltage,31
Vdd, and it is this fact that can be exploited to tune the transconductance. Also in section
3.1, it was shown that the integrator's DC gain could be made very high by loading the
output nodes with a negative resistance and that this could be achieved by varying the
transconductance of inverters 4 and 5. Here again, the strategy is to modify the value of
the supply voltage, and in doing so, provide a variable negative resistance to the integra-
tor's output nodes.
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Figure 3.18: Transconductor with Tunable Power Supplies.
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Figure 3.18 gives the conceptual idea of creating on chip voltage supplies tocon-
trol both the transconductance and DC gain. Note that both on-chippower supplies have
the same master supply, but each is independent of the other. Although the sizes of
inverters 4 and 5 were ratioed slightly smaller than inverters 3 and 6 to enhance the DC
gain, the second on-chip power supply is needed to fine tune the value of the negative32
output impedance. This will ensure that the DC gain of the transconductance-C integra-
tor is made to be the highest possible value. The construction of the on-chip variable
power supply is based upon a well-known feedback technique providing high input
impedance and low output impedance. This structure is shown in Figure 3.19.
Vcontrol
5V
To Transconductor
Figure 3.19: Tunable Power Supply with Low Output Impedance.
Clearly, the non-inverting input to the amplifier in Figure 3.19 isa high imped-
ance node that can be used to control the voltage at the output node, Vdd. Also, the out-
put impedance of the supply seen by the load at nodeVddis that of the emitter of a
bipolar transistor which is quite low. Assuming that the forward-biasedbase-to-emitter
junction in the bipolar transistor is nominally 0.7 volts,we can proceed with the DC
analysis of this circuit.First, the voltage at the opamp's output is given by
Ao VcontrolVdd) This same voltage can be expressedasVdd+ 0.7V.Solving for the (
output voltage,Vdd,in terms of the control voltage, Vcontroi, we have:
Ao 0.7V
VddA0 ± 1VcontrolA0+ 1 (3.28)33
The point here is that the output voltage can be better matchedto the control voltage
using an amplifier with high gain. Although there will always bea constant error term
betweenVddand Vcontrol, an amplifier gain of 100 or so should be good enough in this
application, since the proper operation of the transconductor doesnot rely on the value
ofVddmatching that of Vcontroi. More crucial is the fact that this circuit maintaina low
output impedance over a wide bandwidth.
3.2.1Amplifier Design.
It is apparent in Figure 3.18 that the tunablepower supply should be able to pro-
vide a sufficient output level to ensureproper operation of each inverter in the transcon-
ductor. In fact, it is desirable for the power supply to produceoutput levels all the way up
to the master supply voltage of 5 volts. This is not possible, however, dueto the forward-
biased junction potential between the base and emitter thatmust be overcome in the
bipolar transistor. In addition, for this application, the common-mode inputlevels on the
amplifier must rest between 3 and 5 volts. Standard amplifier gainstages with n-channel
input devices would not work here simply because the common-modeinput levels are
too high. On the other hand, p-channel input devices wouldrun the risk of cutoff at high
common-mode input levels above 3.5 voltsor so. Therefore, either level-shifted com-
mon-mode inputs or dynamic common-mode inputsare required. The gain of such an
amplifier should be greater than 100 to give reasonable conformityof the output voltage
to the control voltage although, as stated previously, this is not imperative. The amplifier
of Figure 3.20 provides the solution with dynamic common-modeinputs. This means
that the amplifier will work over a widerange of common-mode voltages without
adverse bias problems. Transistors M9 and M10 makeup the output stage of this ampli-
fier. The output stage is used to providea wide output swing range and to reduce the
amount of output resistance.5 volts
M7
M1
bias
M5
.1-
Gnd
I I
Cm
re-M4
LiM6
Figure 3.20: Schematic of the Amplifier in Figure 3.19.
M9
34
VOUt
M10
The operation of the amplifier presented in Figure 3.20 isas follows. The bias
current,'bias,flows through transistor, M8. This current is mirroredto M7 setting the
bias current for both legs of the amplifier. As the common-modevoltage on the input
nodes is increased, more current begins to flow through M7, causinga tiny drop in the
voltage at Vx. Transistor M8 provides inverting gain from V., to Vy and Vyrises to a new35
level, keeping the bias current constant in transistors M1- M4. When the common-mode
level at the input nodes falls, the current in M7 decreases slightlycausing Vx to rise.
Again, the inverting gain from Vx to Vycauses the high impedance node, Vy, to keep
transistors Ml- M4 biased with /bias/2. This is the reason for the term dynamic com-
mon-mode inputs. The common-mode inputscan vary over a wide range, however, the
bias voltages and currents remain unchanged for the input devices.
It can be shown that the gain of the amplifier shown in Figure 3.20is approxi-
mately:
gm2gm4 gml0 Ay
gm2(gds4+ gds6)gm4gds6xgm9 + gml0'
(3.29)
where the first term is the gain of the first stage and the secondterm is the gain of the
second stage.
The output stage is just a simple single-endedcommon-source nmos amplifier
that provides some gain, a low output impedance, and is millercompensated for closed-
loop stability. Starting with the output stage, the W/I, ratios of thesetransistors should be
large to yield a low output impedance. M9, whichacts as a current source to bias M10,
is ratioed 10 times as large as M7. The drain of M9was not shielded because of the need
for the output to swing as close to the positive railas possible. The W/L ratio of M10
was made large to give a high transconductance and a low output impedance.
The sizing of the first stage begins with the selection ofVdsat for transistors MS
and M6. This voltage specifies how low the outputcan swing without shifting M5 or M6
into the linear region of operation. Taking the saturation voltageof transistors M5 and
M6 in the first stage to be 0.45 volts, the size of these transistorscan be calculated:
w
(M5,'M6 ) = 'bias 50)1A
5. (3.30)
Vdsar(5, 6))249.8-PA(0.45V)2
vz36
Transistors M3 and M4 must be sized more carefully than M5or M6. The output
of the first stage must be able to swing high enough to bias M10 in its saturation region
and provide signals large enough to make the output of the secondstage operate at full
scale. Another issue to be considered here is the minimum level of the common-mode
inputs. The choice of W/L ratios for M3 and M4 will directly influence the minimum
allowable common-mode input level that is needed to keep M3 and M4 in saturation
when the output of the first stage swings up to its maximum level. For thatmatter, the
aspect ratios for M1 and M2 play an important role as well. In this application, thesup-
ply level for the transconductor described in the previous section should be ableto go as
low as 3.4 volts. At the same time, the output of the first amplifierstage should be able to
rise to a maximum of 1.6 volts to drive the second stage. This givesa difference between
the common-mode input level and the maximum first stage output level of 1.8 volts.This
voltage drop must account for the gate-to-source voltage of the input devicesMl and M2
and the drain to source saturation voltage, Vdsatof the p-channel devices, M3 andM4. If
we choose V dsat (3,4) equal to .75 volts, we can calculate the device ratios for transistors
M3 and M4:
50ittA
2
w(M3N4 ) = 5,
17.611A(0.75V)
V2
(3.31)
and this leaves about 1.05 volts for the for the gate-to-source voltage ofthe input device
whose ratio is then calculated as:
w
(M1,'IVI2) 25. (3.32)
49.8-11A
5011A
(1.05V0.85V) 2
V2
To keep the input devices in saturation, the voltage at Vx cannot drop below the
highest possible common-mode voltage minusa threshold of the input devices. Given
that the highest common-mode voltage that will be applied is about 4.25 volts,and the37
value of VT is about .85 volts, V., must stay above 4.25V- .85V = 3.40V. This means
the maximum gate potential on M7 is 1.60V. Using this to calculate the transistor'ssize
for the 50RA bias current, we have:
W 50gA
(M7"M8) =RA - 14. (3.33)
V2
8.8-- (1.60V - 0.95V)2
The size of M7 was copied to M8 because this draincurrent is supposed to be
mirrored from one transistor to the other. Asummary of device ratios can be found in
Table 2. A layout of the amplifier cell can be found in Appendix Aas part of the power
supply layout, Fig. (A.1).
Table 2: Transistor Dimensions (W/L) for the Amplifier of Figure3.20.
Transistor
size (Lim)
Ml,
M2
M3,
M4
M5,
M6
M7,
M8 M9 M10
W 60 30
-6
30 20 200 100
L T W T 2 2
Miller compensation was necessary to make the amplifier stable inthe unity-gain
feedback configuration. As shown in Figure 3.20,a compensation capacitor, Cm, was
connected between the gate and drain of M10.
Initial simulation of the amplifier's open-loop gain without thecompensation, as
shown in figure Figure 3.21, reveals that the low frequency gain isgood enough, but the
phase margin of the amplifier is less than 45 degrees. The dominantpole in this figure is
at 200kHz and is approximated by the time constant at the output of the gainstage:
,gds41",
)
, k 2 gds6(2.34x10-7+ 6.35x10-7) A/V
= 366kHz f:Pi = =
27ECgs10 27C x (3.75) x10-13F
,(3.34)38
which corresponds to the 3dB frequency as shown in the simulation.
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Figure 3.21: Simulated Response of the Uncompensated Amplifier.
The second pole is approximated by the time constant at the output of thesecond stage
as:39
ds9g gds to(8.50x10-5 + 6.18x10-5) A/V
61mHz (3.35) 124 2nCload 27C x (3.85) x1013F
which, again, corresponds reasonably well with the simulated value. Whenthe Miller
compensation capacitor is added to the circuit, these two poles splitapart as described in
[4] and the new pole locations become:
and
(gds4+ gds6) (gds9+ gds10)
fpl =
2
7kHz
1rgml0Cm
(gm10Cm)/ (27t)
fP2Cm (Cgs10Cload)CgslOCload
(3.36)
272MHz (3.37)
This pole splitting can be seen in the simulation of Figure 3.22.A zero is also
created by the compensation capacitor. Thisa very similar effect to the one described in
the feedthrough analysis of section 3.1.2. The location of thiszero is:
f gmio_80MHz. (3.38)
This is also quite clear from Figure 3.22. Note that the phasemargin has improved to
almost 90 degrees and, using Eq. (3.37), thata load capacitance of over 80pF is needed
to bring the output pole from 272MHz down to the unity gain frequency of2Mhz. Keep
in mind that moving the output pole to the unity-gain frequencywill cause a phase shift
of approximatey -135 degrees at this frequency andmay cause stability problems. As a
conclusion, load capacitances of less than 50pFor so will surely guarantee the stability
of the amplifier in the unity gain configuration. Itcan also be said that this amplifier has
two poles and one zero below 100MHz.40
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Figure 3.22: Simulated Response of the Miller-compensated Amp.
3.2.2High Frequency Analysis
Since the transconductors have input signals in the megahertzrange, the power41
supply must react quickly to the dynamic load. This willensure that the output voltage of
the supply as well as the transconductance of the transconductor is held nearlyconstant.
This can be achieved by making the output impedance of thepower supply very low over
the frequency range of interest. Although the amplifier hasa rather poor frequency
response, it will be shown that other factors in the power supply circuit make up for the
amplifier's lack of speed resulting in a power supply that has lowoutput impedance up to
100MHz. The following is a frequency analysis carried out in HSPICE of the proposed
power supply topology. This analysis includes non-idealities in both the amplifier and
the bipolar transistor. Figure 3.23 shows a small-signal model of thepower supply for
finding the output impedance as a function of frequency. Themost dominant compo-
nents of the BJT model are included here.
Gnd
A (1stz)
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I) (1 + ST
2)
Cs
Gnd
1 /g c
Figure 3.23: Small-Signal Representation of the Power Supply.
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The HSPICE model for the bipolar transistor used in thisprocess is not a proven
model, yet, it was the only source of information available. Simulations of thepower42
supply with the given bipolar transistor model have, however, shown that this transistor
is well suited to making a wide-band on-chip supply for the transconductors.Figure 3.24
clearly shows that the power supply output impedance isvery low up to 100MHz for the
entire range of possible control voltages. Othersimulations will show that these imped-
ance levels are quite acceptable and provide good regulation at theVddnode.
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Figure 3.24: Power Supply Output Impedance for Values of Vcontrol.
The peaking in the output impedance between 1MHz and 4MHzresults from resonance
that occurs at the output node. Different common-mode levelson the amplifier change
the effective inductive and capacitive impedances at theoutput node causing variations
in the level of the peaking.
The reason for using a bipolar transistor instead ofa MOS device in this applica-
tion becomes very clear when the performance-per-area is analyzed. Fora typical control
voltage of 3.9V, a comparison was made betweena bipolar transistor and an NMOS tran-
sistor. The bipolar transistor was assumed to havean area of 2,530 square microns with a43
base resistance of 500 ohms anda collector resistance of 500 ohms. These are, of course,
approximations as hard process data was not available. The NMOS devicewas simply a
minimum length transistor with a width of 500gm. Thearea of the NMOS device was
nearly twice that of the bipolar at 4,620square microns. Figure 3.25 illustrates the dra-
matic difference in the performance of the two devices. The enhancedperformance of
the bipolar device with respect to the NMOS device is partly dueto the greater transcon-
ductance in the bipolar. For a given current,gm is about six times larger for the bipolar
transistor than for the NMOS transistor.
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Figure 3.25: Power Supply Output Impedance for NMOS andBipolar.
The maximum output level of a supply built withan NMOS transistor can not
match that of one built with the bipolar transistor either. Themaximum output level of
the supply is given by the maximum output level of the amplifierminus the threshold
that must be overcome in the device to providea particular supply current. In the bipolar
transistor, this threshold is typically between 0.65V and 0.75V fora wide range of sup-44
ply currents while the NMOS transistor needs at least .85V toeven turn on, plus some
A Vgswhich is a function of the supply current to be sourced. Lower output impedance
and greater headroom makes the bipolar transistora much more attractive choice for the
power supply than does the NMOS transistor.
Although the value of the base resistance in the bipolar transistor should beas
small as possible to get the lowest output impedance possible,a far more limiting factor
lies in the value of the collector resistance. If the value of the collector resistanceis too
high, the base-collector pn junction in the bipolar transistorcan become forward biased,
moving its region of operation from forward active to heavy saturation, [13]. When this
happens, the emitter of the bipolar transistor faithfully remainsat one saturation voltage
below the voltage at the collector, even when the collector current varies substantially.
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Figure 3.26: Power Supply Output Impedance for values of Collector Resistance.
The result is a high impedance at the output of thepower supply which is undesirable.
This phenomenon is illustrated in Figure 3.26 where theoutput impedance becomes45
quite high for a collector resistance of 800 ohms. This hazard concerningthe collector
resistance provides ample motivation touse a bipolar transistor with low collector resis-
tance.
3.2.3Practical Considerations
Since the output impedance of the power supply for the transconductors isnot
ideal for frequencies up to 100141-1z, it is instructive to examine the effectsproduced on
the operation of the transconductors themselves due to this non-ideality.As shown in
Figure 3.24, a large peak in the power supply output impedance existsat a frequency of
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Figure 3.27: Power Supply Ripple due to Non-Ideal Source Impedance.
2MHz for the lowest control voltage of 3V. Figure 3.27 shows thatsome ripple is gener-
ated at the Vddinode when a 2MHz signal is applied to the input of the transconductor
with an amplitude of 1Vpp. This ripple inVddiwill have a direct impact on the
transconductance of this circuit causing some distortion, however, Nautamentions that46
the distortion caused by even several millivolts of fluctuation in either Vddlor Vdd2 is
small. During this simulation, the outputs of the transconductorwere tied to Vcm as
would be done for the measurement of the transconductance. Note that with theoutputs
of the transconductor tied to Vc., no perturbation of Vdd2 willoccur. Also note that the
frequency of the ripple in Figure 3.27 is 4MHz, twice that of the input signal. Thisis due
to the fact that the signal dependant portion of the the supply current isa function of the
square of the input signal. Further analysis can be found in [11].
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Figure 3.28: Total Harmonic Distortion in the V/I Conversion.
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Figure 3.28 shows the total harmonic distortion in theoutput current as a func-
tion of the input voltage. The total harmonic distortion for this voltage-to-currentcon-
verter is good (less than 1%) at 1.8 volts peak-to-peak, even for the lowest possible
control voltage, Vcontrol = 3V.47
Chapter 4. The Fourth-Order Programmable Filter
This Chapter is concerned with the design of the programmable filter. Thefilter
was synthesized to verify that a high frequency tunable filter could be realized using the
elements presented in Chapter 3. A fourth-order lowpass Chebychev filter witha .1dB
ripple was chosen as the prototype anda biquad topology was used for easy programma-
bility.
4.1Filter Topology and Component Selection
In Chapter 2, the biquad topology shown in Figure 2.6 (biquad #1)was found to
have less passband gain error for a given transconductor DC gain. Thus,it was chosen
over biquad #2 as the building block for the programmable filter. To reducecommon-
mode noise and increase the power supply rejection of the filter, differentialcircuitry
was also employed. A differential version of biquad #1 is shown in Figure 4.1. Differen-
tial circuitry also allows higher input signal levels to the circuit, therebyincreasing the
overall dynamic range of the filter.
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Figure 4.1: Differential Biquad Section (biquad #1).48
To construct a fourth-order filter, two biquad sections are required. These sections are
cascaded to yield the fourth-order Chebychev function. From a table of normalized Che-
bychev transfer function coefficients found in [2], the following fourth-order normalized
Chebychev transfer fuction was synthesized:
H (s) = 1.33 x 0.6229
(s2 + 0.5283s + 1.33) (s2+ 1.2755s + 0.6229)
(4.1)
This normalized filter transfer function has a passband frequency of 1 rad/sec and a DC
gain of 1 (0dB). Since the filter we want to design needs a passband of 50MHz, it isnec-
essary to first, 'clenormalize' the transfer function, H (s), to50MHz. This is accom-
plished in [6] by making the substitution, s = s/wo, where coo= 27t(50x106).This
substitution yields two biquadratic functions that can each be implemented with the cir-
cuit of Figure 4.1:
and
Hl (s) = 1.313x1017
+ 1.660x108s + 1.313x1017
H2 (s) = 6.148x1016
s2+ 4.007 x108s + 6.148x1016.
(4.2)
(4.3)
In Chapter 3, a simulation of the transconductance element was performedover
its tunable range. At 3.9 volts, the transconductance of this element was found to be
687M/V. By choosing the same value of transconductance for all the transconductors in
the filter, one transconductor design can be used and all of the transconductorscan use
the same control voltages. Thus, a common value of 687p A'was used for all of the
transconductors. Recalling the transfer function for the lowpass output of biquad #1 in
Chapter 2:49
gmlgm3
H (s)
g
C1C2
(4.4)
2 ,m2gm3gm4 S -r S-
C
1 C 1C2
it is easy to equate terms between H1 (s) and H (s) to find values forgm and C in the
first biquad section. The easiest term to start with is the linearterm in the denominator,
gm2= 1.660x10
8rad. C (4.5)
Given that all gm values are 6871.1A/V, the capacitance values for the first biquadsection
are simply:
C =
6871.tAN
4.139pF (4.6)
1.660xlerad
and
(6871.LAJV ) 2
C2 0.869pF. (4.7)
(1.313x1017rad2)(4.139pF)
Likewise, for the second biquad section:
68711A/V CI = 1.714pF (4.8) =
4.007x1nad
(68711AN ) 2
= 4.478pF. (4.9)
(6.148x1016rad2) (1.714pF)
A summary of the component values for the fourth-order Chebychev filtercan be found
in Table 3. The 4th-order filter is shown in Fig. (4.2).50
Table 3: Biquad Component Values for the Fourth-Order Chebychev Filter.
Section 1 Section 2
gm 1 6871.LAN 687p.AN
gm2 68711AN 687RA/V
gm3 68711A/V 687p.A/V
gm4 687p.A/V 68711A/V
C1 4.139pF 1.714pF
C2 0.869pF 4.478pF
Since the capacitances in the filter are relatively small,some portion of each
capacitance value will consist of a parasitic capacitance, however, each parasiticis made
up mostly of gate-oxide capacitance and is consequently quite linear. Although gate-
oxide capacitance also has a tendency to vary withprocess, gm in a filter is approxi-
mately proportional to C.. Thus, a given spread in C.causes only a small spread in
gm/C for filters that operate mainly on parasitics [11]. The added capacitorsin the filter
are double-poly capacitors, hence, they are expected to be linear and accurate.
Table 4: % of Capacitance made up from Parasitics.
Section 1 Section 2
C1 24% 42%
C2 54% 14%
A method exists for making each parasitic thesame fraction of the total capaci-
tance at each node [6]. Using dummy transconductors to equalize thepercentage of par-
asitic capacitance at each node, the relative position of all filter poles andzeros is fixed
and can be tuned during operation with gm. No dummy deviceswere added to this filter,
thus, some error in the passband can be expected due toprocess variation.1
gm=687gA/V
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Figure 4.2: 4th-Order Chebychev Filter.52
4.2Simulation Results
The control voltage forVddiis used to tune the filter parameters. Sincea sepa-
rateVddimay be used for each transconductor,the filter's cutoff frequency, passband
gain, and Q can each be tuned independently. The control voltageforVdd2is assumed to
be generated automatically using a method of automatic tuningdescribed in [1], [8], or
[10].
Figure 4.3 shows the ideal and simulatedresponses of the fourth-order Cheby-
chev filter. For the simulation,Vddi= 3.90V andVdd2= 3.675V . It is clear that the
simulated filter cuts off at the desired frequency of 50MHz andhas a low frequency
passband gain very close to OdB. The passbanderror in the filter was not expected, how-
ever. It is suspected that this error exists because no excess phase compensationor com-
pensation for the non-ideal input impedance in the transconductorswas applied.
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Figure 4.3: Ideal and Simulated Filter Responses for the 50MHzFilter.53
These possibilities were explored in Figure 4.4 where resistanceswere added to the
inputs of the ideal transconductors and node capacitanceswere modified to duplicate the
effects produced by the capacitances Cf andCdin Figure 3.13. Resistances were calcu-
lated using Eq. (3.24) and were variable from 60kS2 to 230k,Q. The similarity between
the non-ideal and simulated responses indicates that the passbanderrors encountered in
the filter are, in fact, a result of the purely lossy nature of the transconductor'sinput
impedance as well as errors in the capacitance values at the nodes. Onemay propose to
use the tunable output impedance of a driving transconductor to compensate for the load-
ing in the filter, however, this would require individual tuning for each transconductor.In
any case,the purely lossy transconductor input impedance is a problem in this filter that
has not been handled thus far.
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Figure 4.4: Comparison of Simulated and Non-Ideal Filter Responses.
To illustrate the programmability of the filter, further simulationswere run to
show how the cutoff frequency as well as the passband gain could each be tunedthrough
a control voltage. Figure 4.5 shows how, by varying all the transconductors in unison,54
the cutoff frequency can be tuned from 39MHz to 61MHz over the 1.2V range of the
transconductance control voltage. This tuning range could actually be guessed before-
hand by finding the range of gm in Figure 3.10. This figure shows that,over the range of
control voltage from 3V to 4.2V, the transconductance changes from 475M/V to
750gA/V indicating that the cutoff frequency of the filter can be tuned a factor of 1.58.
In fact,
61MHz750 p.A/V
39MHz475gA/V
Thus, for frequency programming, only one control voltage is needed.
Frequency Programming
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Figure 4.5: Simulation of Voltage-Controlled Frequency Programming.
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Examining the biquad transfer function once again, it is clear that gainprogram-
ming can be easily accomplished by varying the value ofgm i55
gm lgm3
H (s)
CI C2
(4.11)
s2sg m2g m3g m4
C
1 C 1C2
Gain programmability is illustrated in Figure 4.6. In thissimulation, the control
voltage for transconductors 2-4 in each biquadwas held constant at the nominal value of
3.9V while a separate control voltage was applied to transconductor1 in each biquad.
The passband gain is tunable over 10dB simply by varying the valueof gm1 over its tun-
able range 475MN- 750RAN. Again, the tuning range of the filter can be related to
that of the transconductor. 10dB corresponds toa relative gain of 3.16 indicating that
each biquad adds a gain of 3.16 or 1.78. This correspondssomewhat to the tuning scale
of 1.58.
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Finally, the filter Q can be tuned as well. To tune the filter Q, thevalue ofg.2is56
varied. From Eq. (4.11),
gm2 (1)o= Q,Q'
so that a change in gm2 will cause a reciprocal change in Q.
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Figure 4.7: Simulation of Voltage-Controlled Q Programming.
4.3Measurements
An experimental test chip was fabricated through MOSIS usinga 21.tm, double-
metal, double-poly, n-well process. This process also offered bipolar transistors that
could be used for making the on-chip wide-bandwidthpower supplies. Integrated cir-
cuits on the chip included stand-alone versions of the transconductor and amplifier, each
designed in Chapter 3, a single bipolar transistor, and the fourth-order programmable fil-
ter. Since suitable equipment for high-frequency measurements was not available,no57
high frequency measurements for the filter were recorded. Carewas taken in the board
layout to ensure proper operation of the filter IC at high frequencies, however, noisewas
prevalent on the board's ground plane and efforts to remove it were not successful. Other
problems included converting the single-ended input signal to a differential input signal
and converting the differential output signal to a single-ended output signal. Measure-
ments made at low frequency included the transconductance of the transconductor and
the amplifier's gain response. The filter was also measured at low frequencies revealing
that the filter was operational in the passband, but the frequency of the roll-off character-
istic was beyond the capabilities of the test instruments at hand.
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5.1Conclusions
59
A programmable fourth-order continuous-time filter using the transconductance-
C method has been simulated. This filter was realized as a cascade of biquadraticsec-
tions, and used manual programming. Although the passband gainerror proved to be sig-
nificant, it has been shown, nonetheless, that the filter can be programmed innumerous
ways. The cutoff frequency of the filter was tunable from 39MHz to 61MHz. Passband
gain was tunable over ten decibels. Pole Q's of the filter were tunedas well with Q val-
ues ranging from 2.00 to 3.15 in the first biquad and 0.57 to .90 in the second biquad. It
has also been shown in the simulation that the passbanderror is due, in part, to the purely
lossy effects causing loading problems within the biquad structures. Errors in thecapac-
itances at the nodes may also have an effect on the passbanderror.
A power supply for powering the transconductors has been presented. This
power supply has a low output impedance up to 100MHz and can be tuned with a single
control voltage. A specialized amplifier has been designed for thepower supply as well.
Using a 5 volt supply, this amplifier can provide a gain ofmore than 45dB with com-
mon-mode levels between 3 and 5 volts. Since this amplifier is Miller-compensated, it
has a low-frequency dominant pole which is around 7kHz.
The transconductors themselves are based on simple inverters and haveno inter-
nal nodes, thus, they can achieve very high bandwidths. Simulation in this thesis has
revealed a unity-gain bandwidth greater than 400MHz for this transconductor topology.
Measurements from the test chips have shown that the transconductance values
of the transconductors are close to the ones that were simulated using HSPICE. The
nominal value in the simulations is 687RA/V while that in the experimentaltest chip is
around 7201.1AN. The error is suspected to be from a simulationerror in gate length. The
power supply amplifier has also proven functional, although the measured dominant pole60
is different from the simulated value. This discrepancy could be from inaccuracyin the
Miller capacitor itself, or from a lower-than-expectedgm in the output stage.
5.2Future Work
There is much future work to be done. First, the experimental filteron the test
chip must be tested in full capacity. The high frequency roll-off characteristic ofthe filter
has not been measured accurately. This is because of limitations in thepresent test setup.
Also, a further analysis of the bipolar transistoron the test chip will uncover critical val-
ues such as collector resistance and BETA. More iterations on the power supply design
should prove fruitful. It is believed that a better amplifiercan be designed for this appli-
cation with a higher bandwidth and a lower output impedance.
A method for compensating the resistive loading effects in biquad filters using
this transconductor technique must be found. If the resistive loading effectsare not com-
pensated properly, filters using this biquad topology will always have passbandgain
errors. A practical way to implement the phase compensation in Chapter 3 must also be
devised. Although it is easy to run the simulation and show that the effectscan be com-
pensated, it is quite another thing to practically implement it.
Automatic tuning circuitry must be added to the filter to automaticallytune the
value ofVdd2.Although the value ofVddlis manually programmable for all the
transconductors, the simulations have assumed thatVdd2is correct. On-chip automatic
tuning circuitry will be able to fine tune the value ofVdd2based upon the manual pro-
gramming voltage ofVddl.
Finally, work toward a fully adaptive analog filtercan begin. Using the ideas
developed in this paper, it is conceivable that a fully adaptive analog filtercan be
designed. The biquad structure lends itself very nicely to gain, frequency, and Q tuning,
and applications that require adaptive control over these parameters will greatly benefit61
from future work in this area. In fact, it has been shown by Johns [9], thatsome of the
non-ideal integrator effects discussed in this thesiscan actually be obviated with the use
of adaptive tuning.62
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